


[illegible]






L0\_CADIN\_L[0..15] < L0\_CADIN\_L[0..15] (10)  
 L0\_CADIN\_H[0..15] < L0\_CADIN\_H[0..15] (10)  
 L0\_CADOUT\_L[0..15] < L0\_CADOUT\_L[0..15] (10)  
 L0\_CADOUT\_H[0..15] < L0\_CADOUT\_H[0..15] (10)



## M2CPUA

## HYPERTRANSPORT




CPU-SK/942AM3b/S/GF/[10SC1-A01942-01R\_10SC1-A01942-04R]


VLDT\_A = VCC12\_HT  
 VLDT\_B = HT12B


M2CPU  
AM3RM/SC/BL/MB/[12KRC-04K812-31R\_12KRC-04K812-32R]

GIGABYTE™


Title			
CPU HYPER TRANSPORT			
Size	Document Number	Rev	
Custom	GA-970A-DS3P	2.01	
Date:	Wednesday, October 15, 2014	Sheet	4 of 33





















U3B

PART 2/5

EXP A_RXP15	N6	GPP1_RX15P	GPP1_TX15P	N3	EXP A_TXP15
EXP A_RXN15	N5	GPP1_RX15N	GPP1_TX15N	M2	EXP A_TXN15
EXP A_RXP14	M5	GPP1_RX14P	GPP1_TX14P	M1	EXP A_TXN14
EXP A_RXN14	M4	GPP1_RX14N	GPP1_TX14N	L3	EXP A_TXP13
EXP A_RXP13	L6	GPP1_RX13P	GPP1_TX13P	L2	EXP A_TXN13
EXP A_RXN13	L5	GPP1_RX13N	GPP1_TX13N	K2	EXP A_TXP12
EXP A_RXP12	K5	GPP1_RX12P	GPP1_TX12P	K1	EXP A_TXN12
EXP A_RXN12	K4	GPP1_RX12N	GPP1_TX12N	J3	EXP A_TXP11
EXP A_RXP11	J6	GPP1_RX11P	GPP1_TX11P	J2	EXP A_TXN11
EXP A_RXN11	J5	GPP1_RX11N	GPP1_TX11N	H2	EXP A_TXP10
EXP A_RXP10	H5	GPP1_RX10P	GPP1_TX10P	H1	EXP A_TXN10
EXP A_RXN10	H4	GPP1_RX10N	GPP1_TX10N	G3	EXP A_TXP9
EXP A_RXP9	G6	GPP1_RX9P	GPP1_TX9P	G2	EXP A_TXN9
EXP A_RXN9	G5	GPP1_RX9N	GPP1_TX9N	F2	EXP A_TXP8
EXP A_RXP8	F5	GPP1_RX8P	GPP1_TX8P	F1	EXP A_TXN8
EXP A_RXN8	F4	GPP1_RX8N	GPP1_TX8N	E3	EXP A_TXP7
EXP A_RXP7	D2	GPP1_RX7P	GPP1_TX7P	E2	EXP A_TXN7
EXP A_RXN7	D1	GPP1_RX7N	GPP1_TX7N	A4	EXP A_TXP6
EXP A_RXP6	B5	GPP1_RX6P	GPP1_TX6P	B4	EXP A_TXN6
EXP A_RXN6	C5	GPP1_RX6N	GPP1_TX6N	A6	EXP A_TXP5
EXP A_RXP5	D6	GPP1_RX5P	GPP1_TX5P	B6	EXP A_TXN5
EXP A_RXN5	E6	GPP1_RX5N	GPP1_TX5N	B7	EXP A_TXP4
EXP A_RXP4	E7	GPP1_RX4P	GPP1_TX4P	C7	EXP A_TXN4
EXP A_RXN4	F7	GPP1_RX4N	GPP1_TX4N	A8	EXP A_TXP3
EXP A_RXP3	D8	GPP1_RX3P	GPP1_TX3P	B8	EXP A_TXN3
EXP A_RXN3	E8	GPP1_RX3N	GPP1_TX3N	B9	EXP A_TXP2
EXP A_RXP2	E9	GPP1_RX2P	GPP1_TX2P	C9	EXP A_TXN2
EXP A_RXN2	F9	GPP1_RX2N	GPP1_TX2N	A10	EXP A_TXP1
EXP A_RXP1	D10	GPP1_RX1P	GPP1_TX1P	B10	EXP A_TXN1
EXP A_RXN1	E10	GPP1_RX1N	GPP1_TX1N	B11	EXP A_TXP0
EXP A_RXP0	E11	GPP1_RX0P	GPP1_TX0P	C11	EXP A_TXN0
EXP A_RXN0	F11	GPP1_RX0N	GPP1_TX0N		

AC9	GPP2_RX15P	GPP2_TX15P	AF9
AD9	GPP2_RX15N	GPP2_TX15N	AG9
AE8	GPP2_RX14P	GPP2_TX14P	AG8
AE7	GPP2_RX14N	GPP2_TX14N	AH8
AC7	GPP2_RX13P	GPP2_TX13P	AF7
AD7	GPP2_RX13N	GPP2_TX13N	AG7
AE6	GPP2_RX12P	GPP2_TX12P	AG6
AE5	GPP2_RX12N	GPP2_TX12N	AH6
AG5	GPP2_RX11P	GPP2_TX11P	AG4
AF2	GPP2_RX10P	GPP2_TX10P	AH4
AD2	GPP2_RX10N	GPP2_TX10N	AE3
AD1	GPP2_RX9P	GPP2_TX9P	AE2
AB5	GPP2_RX8P	GPP2_TX8P	AC3
AB4	GPP2_RX8N	GPP2_TX8N	AC2
AA6	GPP2_RX7P	GPP2_TX7P	AB2
AA5	GPP2_RX7N	GPP2_TX7N	AB1
Y5	GPP2_RX6P	GPP2_TX6P	AA3
V4	GPP2_RX6N	GPP2_TX6N	AA2
W5	GPP2_RX5P	GPP2_TX5P	Y2
W6	GPP2_RX5N	GPP2_TX5N	V1
V5	GPP2_RX4P	GPP2_TX4P	W2
V4	GPP2_RX4N	GPP2_TX4N	V2
U6	GPP2_RX3P	GPP2_TX3P	V1
U5	GPP2_RX3N	GPP2_TX3N	U2
T5	GPP2_RX2P	GPP2_TX2P	T2
T4	GPP2_RX2N	GPP2_TX2N	T1
R6	GPP2_RX1P	GPP2_TX1P	R3
R5	GPP2_RX1N	GPP2_TX1N	R2
P5	GPP2_RX0P	GPP2_TX0P	P2
P4	GPP2_RX0N	GPP2_TX0N	P1

AD11	GPP3_RX9P	GPP3_TX9P	AH10
AC11	GPP3_RX9N	GPP3_TX9N	AG10
AE12	GPP3_RX8P	GPP3_TX8P	AG11
AD12	GPP3_RX8N	GPP3_TX8N	AE11
AD13	GPP3_RX7P	GPP3_TX7P	AH12
AC13	GPP3_RX7N	GPP3_TX7N	AG12
AE14	GPP3_RX6P	GPP3_TX6P	AG13
AD14	GPP3_RX6N	GPP3_TX6N	AE13
AC15	GPP3_RX5P	GPP3_TX5P	AH14
AE16	GPP3_RX5N	GPP3_TX5N	AG14
AD16	GPP3_RX4P	GPP3_TX4P	AG15
AD17	GPP3_RX4N	GPP3_TX4N	AG16
AC17	GPP3_RX3P	GPP3_TX3P	AH15
AE18	GPP3_RX3N	GPP3_TX3N	AG16
AD18	GPP3_RX2P	GPP3_TX2P	AG17
AD19	GPP3_RX2N	GPP3_TX2N	AH17
AC19	GPP3_RX1P	GPP3_TX1P	AG18
AH20	GPP3_RX1N	GPP3_TX1N	AG19
AG20	GPP3_RX0P	GPP3_TX0P	AF19
	GPP3_RX0N	GPP3_TX0N	

AC21	SB_RX3P	SB_TX3P	AG22	A_TX3P	C	NC11	0.1u/4/X7R/16V/K	A_TX3P	(14)
AD21	SB_RX3N	SB_TX3N	AH22	A_TX3N	C	NC12	0.1u/4/X7R/16V/K	A_TX3N	(14)
AE22	SB_RX2P	SB_TX2P	AF21	A_TX2P	C	NC14	0.1u/4/X7R/16V/K	A_TX2P	(14)
AF25	SB_RX2N	SB_TX2N	AG21	A_TX2N	C	NC13	0.1u/4/X7R/16V/K	A_TX2N	(14)
AG25	SB_RX1P	SB_TX1P	AF23	A_TX1P	C	NC15	0.1u/4/X7R/16V/K	A_TX1P	(14)
AH26	SB_RX1N	SB_TX1N	AG23	A_TX1N	C	NC16	0.1u/4/X7R/16V/K	A_TX1N	(14)
	SB_RX0P	SB_TX0P	AG24	A_TX0P	C	NC18	0.1u/4/X7R/16V/K	A_TX0P	(14)
	SB_RX0N	SB_TX0N	AH24	A_TX0N	C	NC17	0.1u/4/X7R/16V/K	A_TX0N	(14)

NR2	1.27K/4/1	AE20	PCE_BCALRP
NR3	1.82K/4/1	AD20	PCE_BCALRN
NR4	1.27K/4/1	AE10	PCE_RCALRP
NR5	1.82K/4/1	AD10	PCE_RCALRN
NR6	1.27K/4/1	F14	PCE_TCALRP
NR7	1.82K/4/1	E14	PCE_TCALRN

RX980/BGA692

PCI\_E slot TX need CAP close to slot side

GPP_TX5P	C	NC4	0.1u/4/X7R/16V/K	PCIE5_OP	(19)
GPP_TX5N	C	NC3	0.1u/4/X7R/16V/K	PCIE5_ON	(19)
GPP_TX4P	C	NC6	0.1u/4/X7R/16V/K	ML_OP	(32)
GPP_TX4N	C	NC5	0.1u/4/X7R/16V/K	ML_ON	(32)
GPP_TX2P	C	NC10	0.1u/4/X7R/16V/K	PCIE2_OP	(19)
GPP_TX2N	C	NC9	0.1u/4/X7R/16V/K	PCIE2_ON	(19)
GPP_TX1P	C	NC20	0.1u/4/X7R/16V/K	PCIE1_OP	(19)
GPP_TX1N	C	NC19	0.1u/4/X7R/16V/K	PCIE1_ON	(19)
GPP_TX0P	C	NC2	0.1u/4/X7R/16V/K	USB3_OP	(33)
GPP_TX0N	C	NC1	0.1u/4/X7R/16V/K	USB3_ON	(33)

AG22	A_TX3P	C	NC11	0.1u/4/X7R/16V/K	A_TX3P	(14)
AH22	A_TX3N	C	NC12	0.1u/4/X7R/16V/K	A_TX3N	(14)
AF21	A_TX2P	C	NC14	0.1u/4/X7R/16V/K	A_TX2P	(14)
AG21	A_TX2N	C	NC13	0.1u/4/X7R/16V/K	A_TX2N	(14)
AF23	A_TX1P	C	NC15	0.1u/4/X7R/16V/K	A_TX1P	(14)
AG23	A_TX1N	C	NC16	0.1u/4/X7R/16V/K	A_TX1N	(14)
AG24	A_TX0P	C	NC18	0.1u/4/X7R/16V/K	A_TX0P	(14)
AH24	A_TX0N	C	NC17	0.1u/4/X7R/16V/K	A_TX0N	(14)

PLACE THESE CAP CLOSE TO NB.

EXP A\_TXP[0..15] &gt;&gt;&gt; EXP\_A\_TXP[0..15] (18)

EXP A\_TXN[0..15] &gt;&gt;&gt; EXP\_A\_TXN[0..15] (18)

EXP A\_RXP[0..15] &gt;&gt;&gt; EXP\_A\_RXP[0..15] (18)

EXP A\_RXN[0..15] &gt;&gt;&gt; EXP\_A\_RXN[0..15] (18)



GIGABYTE™

Title  
RX980 PCIE I/FSize Document Number  
Custom GA-970A-DS3PRev  
2.01

Date: Wednesday, October 15, 2014 Sheet 11 of 33

PART 5/5

GROUND



HT Link Stitching Caps


## NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	100M DIFF
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPPSB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

\* the GFX\_REFCLK input is required for all cases

- 1- PLACE ALL THE SERIES TERMINATION RESISTORS AS CLOSE TO U800 AS POSSIBLE  
 2- ROUTE ALL SRCCLKTx AND SRCCLKCx AS DIFFERENT PAIR RULE  
 3- PUT DECOUPLING CAPS CLOSE TO U800 POWER PIN

Place R800/801 less than 500 mils away from U800  
 R851 less than 100 mils away from R800/801  
 route CPU clock as 100ohm differential pair




GIGABYTE™

Title			ICS9LPRS477	
Size	Document Number	GA-970A-DS3P		Rev
Custom				2.01
Date:	Wednesday, October 15, 2014	Sheet	13	of 33












PLACE SATA\_CAL  
RES VERY CLOSE  
TO BALL OF U600

NOTE:




R650 IS 1K 1% FOR 25MHz  
XTAL, 4.99K 1% FOR 100MHz  
INTERNAL CLOCK

www.xinxunwei.com 400-800-9990



指定用DII



指定用DII





PLACE SATA AC COUPLING  
CAPS CLOSE TO SB850





GIGABYTE

Title			
ATI SB950 SATA/IDE/HWM/SPI			
Size	Document Number		Rev
Custom	GA-970A-DS3P		2.01
Date:	Wednesday, October 15, 2014	Sheet	16 of 33









## PCI SLOT 1,2

(14) AD[0..31] ↔ AD[0..31]

## PCI SLOT2




## PCI SLOT1




GIGABYTE™

Title		
PCI SLOT 1,2		
Size	Document Number	Rev
Custom	GA-970A-DS3P	2.01
Date:	Wednesday, October 15, 2014	Sheet 20 of 33











## FRONT SIDE USB1




## FRONT SIDE USB2




## FRONT SIDE USB3










## REAR USB1



## REAR USB2



## FRONT SIDE USB3



Close to connector



For 892 with LDO


892WQR








CR54

O5VDUAL










CBC7  
22uF/8X5R/6.3V/M












CD1  
A22225-01L/SOD323/X










## Hardware Monitor circuits











ATI for VCC3/VCC18 power ramp-up 2.1V





VCC18



PWOK > NB\_PWRGD / SB\_PWRGD


( 1.8V , 1.2V , 1.1V ) > NB\_PWRGD 前 1ms




**GIGABYTE**

Title		
POWER SEQUENCE		
Size	Document Number	Rev
Custom	GA-970A-DS3P	2.01
Date:	Friday, October 24, 2014	Sheet 28 of 33


VCC\_NB




VCC12\_HT



VCC\_SB



VDDA25



GIGABYTE™

NB POWER , VCC12HT , VDDA25

Title	Size	Customer	Rev
Document Number	GA-970A-DS3P	2.01	
Date: Friday, October 24, 2014	Sheet 29	of 33	



